T ransition metal dichalcogenides (TMDs) are two-dimensional (2-D), atomically thin crystals of broad interest for use in field-effect transistors (FETs), 1À4 tunnel field-effect transistors (TFETs), 2,5À7 and optoelectronic devices. 8À11 There are a growing number of experimental demonstrations of TMD FETs in materials such as and WSe 2 . 38 There are no prior reports of solid polymer gating of MoTe 2 which is intended here as a reconfigurable doping approach for TFET development. Bulk 2H-MoTe 2 is an indirect band gap material, with a band gap in the range of 0.6 to 1.0 eV. 1,39À41 In monolayer form, a transition to a direct band gap is expected. 6, 41 In contrast to the widely studied MoS 2 and WSe 2 FETs, MoTe 2 -based FETs have gained attention only recently. 23À27 Ambipolar behavior has been reported for multilayer MoTe 2 FETs with ON/OFF ratio less than 4 decades, 23, 26 and unipolar p-type behavior has been observed with an ON/OFF ratio greater than 6 decades. 24 The reported mobility is in the range of 0.3À20 cm 2 / (V s) for holes, 23À25,27 and 0.03À30 cm 2 / (V s) for electrons, 23, 27 comparable to other TMDs. 1 While TMD-based FETs appear promising, doping technologies for TMDs are still in a primitive stage. Traditional doping methods, such as ion implantation, are not B suitable for atomically thin TMDs. Substitutional doping of MoS 2 with selenium during chemical vapor deposition has been shown to modulate the optical band gap by more than 10%, but transport data is lacking. 42 Nontraditional doping strategies, such as molecular doping and electrostatic doping using electrolytes, are being developed for TMDs. 18, 30, 43, 44 For example, molecular doping using K or NO 2 has been demonstrated in WSe 2 , where the doping mechanism is charge transfer between the dopant molecules and WSe 2 . 18 A similar strategy using an amine-rich polymer, polyethylenimine, in multilayer MoS 2 led to successful n-type doping. 43 Besides molecular doping, electrostatic doping using ionic liquids and polymer electrolytes is an attractive alternative doping method for TMDs, at least for early device exploration. 27À38, 44 Recently, by using an external gate voltage to drive ions to the surface of a TMD, ambipolar operation was demonstrated in multilayer MoS 2 using the ionic liquid 1-butyl-1-methyl pyrrolidiniumtris-
Owing to the high gate efficiency of the electric double layer (EDL) formed at the interface between the electrolyte and WS 2 , large n-and p-doping levels up to 9 Â 10 13 and 3.5 Â 10 13 cm
À2
, respectively, have been reported from Hall measurements. 44 The huge charge carrier densities that can be induced by electrolyte gating makes possible the experimental observation of spin splitting in WSe 2 . 31 Ionic liquids have been used to create a pÀn junction in MoS 2 at 180 K, where the location of the junction can be tuned by the magnitude of the applied source-drain voltage. 30 One advantage of solid polymer electrolytes compared to liquid electrolytes is that a top gate can be evaporated onto the electrolyte surface, and it has recently been shown that poly(ethylene oxide) (PEO) can be patterned using electron-beam lithography. 45 In the absence of a robust doping technology, we have implemented an ion-doping method based on prior work in organic semiconductors and graphene. 35, 36, 46 
RESULTS AND DISCUSSION
Prior to applying the electrolyte gate, the transfer and output characteristics of the MoTe 2 were measured ( Figure 1) . A cross-sectional schematic of the back-gated 2H-MoTe 2 device is provided in Figure 1a . An AFM image of the device immediately after source/ drain fabrication is illustrated in Figure 1b Figure 1c at various sourcedrain voltages (V DS ). The device shows ambipolar behavior with a minimum current at the back gate voltage (V BG ) of À25 V. When V BG increases from À25 to 60 V, the drain current (I D ) increases by more than 3 decades, indicating electron accumulation in the channel. When V BG decreases from À25 to À60 V, I D becomes dominated by holes, as evidenced by increasing I D . Within the applied V BG range, the ON/ OFF ratio of the hole branch is less than two decades, and the electron branch is slightly more than three decades. The output characteristics of the device are shown in Figure 1d , where I D is a nonlinear function of V DS for both electron and hold branches. This suggests that transport is Schottky-barrier limited in the MoTe 2 FET. This also explains the relatively small current at |V DS | = 2 V, which is only 300 nA/μm for the electron branch at V BG = 60 V and 4 nA/μm for the hole branch at
Ion-gating is achieved by depositing PEO:CsClO 4 and a metal top gate (TG) onto the same FET presented in Figure 1 . The channel can be doped n-or p-type simply by applying voltages of opposite polarity to the top gate. As illustrated by the transistor schematic in Figure 2a, Figure 2b . The source and back gate terminals were grounded. Considering the low mobility of ions in PEO at room temperature, 51 we use a slow sweep rate of 1 mV/s when measuring the ion-gated device at room temperature to provide sufficient time for the ions to respond to the applied field. We determined that 1 mV/s is sufficiently slow by decreasing the sweep rate until the double sweep was essentially hysteresis-free (see Supporting Information).
To eliminate any effects from previous measurements, all device terminals were grounded for 5 min between measurements, providing the ions sufficient time to return to equilibrium. With ion-gating, the ON/OFF ratio increases from a few orders of magnitude to greater than 5 decades for both electron and hole branches. At V DS = 0.05 V, the ON current is ∼1 μA for the electron branch at V TG = 0.4 V, and 4 μA for the hole branch at V TG = À1.6 V, while the OFF current is less than 10 pA. The subthreshold slopes (SS) are 100 and 87 mV/decade for the electron and hole branches, respectively. Multiple ion-gated devices were measured and all showed similar behavior. These SS swing values are smaller than those reported by Lezama and co-workers for an ionic liquid-gated MoTe 2 FET (140 mV/decade for electrons and 125 mV/decade for holes) and show significantly smaller hysteresis over a comparable voltage range and sweep rate. 27 Compared to the back-gated device without the electrolyte (Figure 1 ), the ON current and the ON/OFF ratio in the ion-gated device are two decades larger for the electron branch and four decades larger for the hole branch at V DS = 0.05 V. The strong current modulation with the top gate implies that the EDL was formed at the interface of the electrolyte and the MoTe 2 channel. Figure 2c ,d shows the common source characteristics (I D ÀV DS ) at various V TG for the electron and hole branches, respectively. Drain current increases linearly with drain-source voltage and then gradually saturates. The saturation current is ∼3.6 μA/μm at V TG = 0.4 V for the electron branch and 7 μA/μm at V TG = À1.6 V for the hole branch. The I D ÀV DS relation is similar to the Si MOSFET, where current is limited by thermal emission over an energy barrier at the source end of the channel. This can be expected in the topgated devices due to the small (∼1 nm) electrostatic length resulting from the ion doping. 33, 44 The large induced sheet carrier density at the source/drain end increases the tunnel current in the Schottky barriers ARTICLE D resulting in nearly ohmic transport for both electrons and holes. Thus, transport inside the channel mainly limits the current in the top-gated MoTe 2 transistor. This is very different from the back-gated device of Figure 1 , where the current is limited by thermionic emission through the Schottky barriers. To quantitatively capture the difference, it is instructive to compare the electrostatic length (λ) in the two systems, which describes the extension of the electric field lines from the source/drain contacts into the channel region. 52, 53 In a planar structure, λ is quantified as λ = On formation of the EDL using the top gate, λ = 3.7 nm; however, using the electrostatic doping from the back-gated FET, λ = 62 nm, with ε OX = 3.9 and t OX = 285 nm; this is more than 18 times larger than in the top-gated FET. As a result, we may expect thick Schottky barriers in the back-gated MoTe 2 transistors with 285 nm SiO 2 , and thin barriers for easier electron tunneling in the topgate devices with an EDL. We also highlight the distinct difference between the transfer characteristics of the two systems in the subthreshold region of the electron branch. At the same positive V DS values of 0.05, 0.1, and 0.3 V, the drain currents for the top-gated FET overlap in the subthreshold region (Figure 2b ), while I D increases exponentially as a function of V DS in the back-gated device (Figure 1b) . This difference may also be explained by the different transport mechanisms in the two devices. In the top-gated case, because the channel length of 1 μm is much larger than the natural length (λ ∼3 nm), short-channel effects can be excluded, and thus the overlap is expected for V DS larger than a few k B T/q (∼26 mV at room temperature), 55 where k B is Boltzmann constant and T is absolute temperature. However, in the back-gated case, the current is mainly limited by back-to-back Schottky barriers, where V DS mainly drops at the barriers instead of the channel region. When V DS increases from 0.05 to 2 V, as shown in Figure 1c , the Schottky barrier height at the drain end becomes lower, and the Schottky barrier at the source end becomes thinner. Thus, larger I D is expected with larger V DS whether the device is in the subthreshold region or the ON region.
The strong ambipolar behavior shown in Figure 2b suggests that the Fermi level in the energy band diagram was shifted from the valence band edge to the conduction band edge when the gate voltage was swept from À1.6 to 0.4 V. The I D ÀV TG curve in Figure 2b is shown on a linear scale in Figure 3a . The V TG of the OFF state ranges from À1.1 to À0.1 V, indicating the 
ARTICLE
band gap of the channel material. Following previous studies, 34, 44 we estimate the band gap energy (E g ) of the 2H-MoTe 2 using the empirical formula E g = aqΔV th . 34 Here, q is the electronic charge and ΔV th = ΔV th,n À ΔV th,p , where V th,n and V th,p are the threshold voltages of the electron and hole branches, respectively. These values are highlighted by the dashed lines in Figure 3a . The parameter R is defined as R = SS 60 / SS M , where SS 60 is the subthreshold slope at the thermal limit (60 mV/decade at room temperature), SS M is the measured subthreshold slope of the device. A SS M of 94 mV/decade is extracted from the transfer characteristics in Figure 2b by averaging the electron and hole subthreshold swings, giving an R value of ∼0.64. With ΔV th = 1.35 V extracted from Figure 3a , this yields E g ∼ 0.86 eV at room temperature. The E g values for six devices are shown in Figure 3b . The MoTe 2 flake thicknesses of devices 1 to 6 are 7.0, 7.0, 5.6, 5.6, 5.6, and 5.0 nm, respectively (devices 3, 4, and 5 were fabricated on the same flake), corresponding to 10, 10, 8, 8, 8 , and 7 monolayers. The extracted E g ranges from 0.70 to 0.94 eV with an average of 0.8 eV, and this result agrees well with previous theoretical studies, 6,39À41 and a recent experimental report of MoTe 2 gated with an ionic liquid. 27 It has been reported that E g increases weakly within 4À6 monolayers, and increases strongly below 3 monolayers (i.e., e 2 nm). 11, 56, 57 Considering our flake thickness, we expect the E g reported here to be similar to that of the bulk MoTe 2 crystal. We noticed that E g extracted from the device fabricated on a 5 nm thick MoTe 2 flake (7 monolayers) is 0.94 eV, which is slightly larger than those extracted from devices with 6 or 7 nm thick flakes. This may be a result of the quantum confinement effect; however, considering the fluctuations in E g for devices built with flakes of similar thickness, more devices must be measured to confirm this conclusion. As discussed above, one of the advantages of iongating is the strong gate coupling due to the large C EDL , which can range from a few to tens of μF/cm 2 . Here we determine C EDL with a DC measurement. A map of I D for various V TG and V BG is plotted on a logarithmic scale in Figure 4a . The data were measured by fixing V BG at one value while sweeping V TG with V DS fixed at 0.05 V. For a given V BG , the electron and hole conduction branches appear at the right and left sides of the conduction minimum respectively, where the minimum is indicated by the dark regions. The location of the minima in V TG is a function of V BG . Specifically, the conduction minimum shifts to more negative V TG values as the V BG becomes more positive. The extent of the shift along the V TG axis is almost linearly proportional to the V BG applied, as shown in the bottom plot of Figure 4a for different current levels for electron and hole branches. The triangles and the squares are experimental data and the solid lines represent a linear fit to each set of experimental data with the same current. The C EDL and the transfer characteristics can be used to extract the field-effect mobility, μ FE , above threshold μ FE = (1/C EDL )∂σ/∂V TG , 24 where σ is the conductivity of the channel, defined as σ = (L/W) I D /V DS and L and W are the length and width of the channel, respectively. The dependence of σ on V TG is shown in the inset of Figure 4b , and the extracted μ EF is shown in the main panel. The maximum μ FE is 7 cm 2 /(V s) for electrons and Figure 4c shows σ measured in another device with a relatively larger V TG range from À1.4 to 1.0 V. Channel conductivity increases with |V TG | and reaches 29 μS at V TG = 1.0 V for the electron branch and 42 μS at V TG = À1.4 V for the hole branch. Assuming a constant C EDL throughout the entire V TG range, the sheet charge carrier density (n 2D ) in the channel well above the threshold voltage may be estimated as, n 2D = C EDL |V TG À V th |/q. 60 As reported in the inset of Figure 4c , the maximum doping level of the electron branch is 1.6 Â 10 13 cm À2 at V TG = 1.0 V, and the hole branch is 1.2 Â
The ion-gating technique makes it feasible to build 2D devices with different doping polarity and doping levels; however, as shown above, both the doping polarity and level depend on the applied external voltages and are sensitive to the top gate, drain/source, and back gate voltages. Moreover, slow sweep rates are required to drift the ions into place. What is needed is the ability to drive the ions to the surface of the MoTe 2 using an applied field, and "lock" them into place at the surface so that fast voltage sweep rates can be used to measure the drain current. This can be achieved by driving the ions to the surface of the MoTe 2 and quenching the device to a temperature lower than the glass transition temperature (T g ) of the solid polymer electrolyte (see Supporting Information, Figure S2 ). When temperature is less than T g , the polymer chains are kinetically arrested and the polymer relaxation times become large. Because ion mobility is strongly coupled to polymer mobility, the ionic conductivity through the polymer becomes negligibly small (∼10 À12 S/cm). 61 Consequently, the EDL is locked G into position at the MoTe 2 interface, and the doping polarity and doping level become fixed and are no longer controlled by the top gate. However, top gate control is recovered after the sample is heated to room temperature, and the transfer characteristics become identical to those prior to quenching, demonstrating that no irreversible changes occurred to the device (see Supporting Information, Figure S5 ). In addition to unipolar doping where either cations or anions are driven to the surface of MoTe 2 , we use this technique to create pÀn junction doping where both cations and anions are driven to the surface. 30 The specific case of the pÀn junction doping is illustrated by the process flow in Figure 5a (AÀD). In this device, we replaced the thick SiO 2 dielectric used above with 27 nm of Al 2 O 3 grown by atomic layer deposition (ALD), because the thinner high-k dielectric offers better gate control over the channel. Also, the twocontact devices presented above were replaced with a four-terminal contact structure to allow the contact resistance to be extracted. Both unipolar doping and pÀn junction doping can be simultaneously achieved in separate regions of the device by the selection of terminal biases. Schematic A shows a four-contact device covered by PEO:CsClO 4 under thermal equilibrium at room temperature. No external voltage is applied and the ions are homogeneously distributed. Here, instead of using the top-gate bias to drive the ions, we can uniformly bias the top 4-terminals with respect to the back gate for unipolar doping or ground the back gate and apply a drain/ source bias to form a pÀn junction. In Schematic B, terminals 2 and 3 are biased at room temperature with positive voltage (þV) and negative voltage (ÀV) respectively, the back gate is grounded, and terminals 1 and 4 are floated. Under these bias conditions, negative ions will accumulate near terminal 2 and positive ions near terminal 3. As a result, the channel region close to terminal 2 becomes p-type doped while the channel region close to terminal 3 becomes n-type doped. A pÀn junction is expected between terminals 2 and 3. In Schematic C, the device is quenched to 220 K, which is 24 K below the T g of the polymer. The bias condition in Schematic B is maintained during quenching until 220 K is reached.
An AFM image of the four-terminal device on Al 2 O 3 / Si is shown in Figure 5a -D, where the flake thickness is 6 nm and the channel width is ∼3.8 μm. The distance between terminals 1 and 4 is 2 μm, and terminals 2 and 3 are positioned such that the channel is divided into three regions of equivalent length (∼0.6 μm). Before depositing the electrolyte, we measured the room temperature IÀV and extracted a source resistance of 5.5 kΩ 3 μm using the four-probe method (see the Supporting Information for details). The source resistance is the contact resistance plus the series resistance originating from the interlayer transport. 62 The device characteristics for the condition corresponding to Schematic A (i.e., homogeneous ion distribution with no applied bias) are shown in Figure 5b . Here, the device temperature has been reduced to 220 K. The drain-to-source voltage was applied between terminals 1 and 4, with terminals 2 and 3 floating. The device shows ambipolar behavior with a linear I D ÀV DS relationship at low V DS and saturating behavior at large V DS for both electron and hole branches. The ON current is about 0.6 μA/μm for both electron and hole branches at V BG of 4 and À6 V, respectively. The inset shows the transfer characteristic of the same device with electron and hole branches distributed almost symmetrically around V BG of À1 V. These data suggest that the Fermi level lies close to the middle of the energy band gap at a back-gate bias of approximately À1 V.
The device characteristics obtained after the doping and quenching process described in Figure 5a are illustrated in Figure 5c . Here, 1.5 and À1.5 V are applied to terminals 2 and 3 during the quenching process, yielding p-type doping in the channel between terminals 1 and 2, and n-type doping between terminals 3 and 4 (Schematics B and C). The ON current in both n-and p-type channels exceeds 50 μA/μm, and the conductivity is more than two decades larger than the device without ion doping at a similar back gate voltage.
I D as a function of V DS in Figure 5d shows the IÀV characteristics of the four top-surface terminals for four combinations of terminals. The carrier transport from terminal 2 to 3 shows rectifying behavior, indicating a pÀn junction in the channel between terminals 2 and 3 as anticipated from Figure 5a , Schematic C. The same behavior is also measured when V DS was biased between the two most outer terminals, 1 and 4, as would be expected. Contact pairs 1À2, and 3À4 are ohmic because the ion doping increases the tunneling transparency of the Schottky contacts. The rectifying behavior shown in Figure 5d is therefore due to the formation of a pÀn junction and not due to a Schottky barrier.
To simplify further discussion, we label the device with V DS biased at terminals 1 and 4 as diode A, and the one with V DS biased at terminals 2 and 3 as diode B. Figure 5e shows the I D versus V DS on a logarithmic scale for diodes A and B. The forward bias current increases rapidly with V DS , giving a slope of 100 mV/decade when V DS increases from 0.4 to 0.7 V. The theoretical limit for a diode limited by thermal transport is ln(10) k B T/q. This yields 44 mV/decade at 220 K. The pÀn junction current in bulk semiconductors is given by 55 where, I 0 is the reverse saturation current and η is the diode ideality factor. For η = 1, the current is diffusion current dominated, while for η = 2, the current is limited by recombination. 55 In our device, η is ∼2.3, suggesting that ARTICLE H recombination is significant in the MoTe 2 pÀn junction. The forward bias current is about 40 and 80 μA at V DS of 2 V for diodes A and B, respectively. The reverse current increases gradually with |V DS | and reaches ∼2.6 nA/μm at V DS = À2 V, which is significantly larger compared to previous reports for monolayer WSe 2 (less than 0.05 nA/μm at the same V DS of À2 V). 10 This may be partially due to the smaller band gap of MoTe 2 compared to monolayer WSe 2 . Pronounced roll-off of I D was observed when V DS increases beyond 0.8 V due to the series resistance in the diode. Several methods can be used to extract the series resistance. 63 Here, we use the Werner method, 63, 64 where, at large forward bias condition (I . I 0 ), the 
Here, R tot is the differential resistance of a diode defined as R tot = dV/dI, V is the drive voltage applied across the diode and I is the current of the diode. The y-axis intercept of the R tot ÀI À1 plot (inset of Figure 5e ) suggests R S , which is 18 and 7 kΩ for diodes A and B, respectively.
CONCLUSION
In summary, an electrostatic gating method using a solid polymer electrolyte, PEO:CsClO 4 , on 2H-MoTe 2 is demonstrated for the first time. The electrolyte enables efficient reconfiguration of the device between n-channel and p-channel operation with n-and p-doping levels up to 1.6 Â 10 13 and 1. 
METHODS
2H-MoTe 2 was mechanically exfoliated from either powder or crystal using the Scotch tape method. MoTe 2 from powdered exfoliation (99.9% American Elements) was used to construct the 2-terminal devices, while MoTe 2 exfoliated from the bulk crystal (2d Semiconductors, Inc.) was used for the 4-terminal devices. The flakes were transferred onto a highly p-doped Si substrate with 285 nm of thermal SiO 2 . The flake thickness, measured by atomic force microscopy (AFM), ranged from 5À7 nm, or 7À10 monolayers assuming a monolayer thickness of 0.7 nm. 39 Source and drain contacts of Ti (1 nm)/Pd (60 nm) were deposited by electron-beam lithography and electronbeam evaporation, followed by lift-off in acetone at room temperature.
To prepare the ion gate, PEO (molecular weight 95 000 g/mol, Polymer Standards Service) and CsClO 4 (99.999%, SigmaAldrich) were dissolved in anhydrous acetonitrile (SigmaAldrich) with a solution concentration of 1 wt % and a PEO ether oxygen to Cs þ molar ratio of 76:1. The solution was dropcast onto the back-gated MoTe 2 devices under ambient conditions, followed by a 3 min anneal at 90°C on a hot plate in air. The thickness of the cast electrolyte was ∼1 μm, measured by AFM. To prepare the top metal gate, 50 nm of Pd was evaporated onto the solid PEO:CsClO 4 film using a shadow mask and electron-beam evaporation. An optical image of the top-gated device is provided in the Supporting Information.
Electrical characterization was performed using a Cascade Microtech PLC50 Cryogenic vacuum probe station at ∼10
À5
Torr. Because PEO-based electrolytes can absorb as much as 10 wt % water under ambient conditions, 65 the sample was annealed under vacuum at 350 K for 3 min. To facilitate the removal of water by increasing the polymer mobility, the annealing temperature was chosen to be ∼20 degrees larger than the melting temperature (T m ) of the PEO:CsClO 4 . The T m (58°C) and T g (À29°C) of the polymer electrolyte were measured by differential scanning calorimetry, and the data are provided in the Supporting Information. After annealing, the heater was turned off and the temperature decreased to room temperature over 4 h.
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